SUBMICROMETER DEVICES AND MONOLITHIC FUNCTIONS USING InAlAs/InGaAs HETEROSTRUCTURES

Geok Ing Ng, Youngwoo Kwon and Dimitris Pavlidis Center for Space Terahertz Technology Solid State Electronics Laboratory The University of Michigan Ann Arbor, MI 48109-2122.

ABSTRACT

A monolithic integrated circuit technology is reported using submicrometer HEMT's made with InAlAs/InGaAs heterostructures. The maximum oscillation frequency measured for 0.25μ m devices is 148GHz. Good characteristics are also shown for devices subjected to all the steps of the integrated technology.

Monolithic heterostructure oscillators, doublers and mixers have been fabricated with this technology. They are designed for fundamental signal generation at 90GHz, frequency doubling to 180 GHz and mixing at 90 GHz. An analysis of the design procedures and characteristics is presented.

This first generation novel heterostructure monolithic circuits are designed for implementation in receiver/sensor components operating in the THz region.

Work supported by NASA (contract No. NAGW-1334), US Army Office (contract NO. DAAL-03-87-k-0007), and Wright Patterson Air Force Base (contract No. F33615-87-C-1406).

1. Introduction

 $In_{0.52}Al_{0.48}As/In_{0.53}Ga_{0.47}As$ High Electron Mobility Transistors (HEMT's) have demonstrated extremely high cutoff frequencies (f_T) and very low noise figures [1]. The addition of excess Indium in the channel results in strained devices with better carrier confinement and improved characteristics [2]. Double-heterojunction strained InAlAs/In_{0.65}Ga_{0.35}As HEMT's with 1 μ m long gates showed even further enhancement in carrier confinement and demonstrated lower output conductance than single channel devices with the same In content [3]. This paper, presents the technology and electrical characteristics of submicron strained InAlAs/InGaAs HEMT's and heterostructure monolithic integrated circuit functions made with them. Double and single heterojunction designs were used for these studies.

Monolithic integrated circuits use primarily conventional MESFET technology on GaAs. Recently AlGaAs/GaAs and pseudomorphic AlGaAs/InGaAs/GaAs devices have been implemented in integrated designs and very encouraging results were obtained in terms of bandwidth [4] and noise figure characteristics [5]. Unlike these GaAs based approaches, InAlAs/InGaAs designs are based on InP substrates and as mentioned already, discrete components made with them demonstrate excellent properties. Their integrated characteristics have not, however, been fully explored. Only few reports exist on this subject [6] which could lead to new avenues for analog applications.

First integrated designs using 0.8μ m long-gate InAlAs/InGaAs HEMT's have demonstrated the possibility of building high gain amplifier blocks at X-band [7] and broadband control circuits up to 26.5 GHz [8]. Submicron HEMT's with optimized design and technology characteristics are, however, expected to perform up to frequencies which lie in the submillimeter frequency region. A maximum oscillation frequency (f_{max}) of 405 GHz [9] already has been reported for discrete devices and it is expected that the f_{max} limits could be pushed above 500 GHz. These devices are consequently potential candidates for building basic functions such as oscillators, multipliers and mixers operating at extremely high frequencies. Space based sensor applications where gas molecule resonances are studied at several hundred GHz could consequently take direct advantage of monolithic integrated circuits made with InAlAs/InGaAs. Circuits of this type are currently under study and first results on their technology and design are reported in this paper.

Section 2 describes the technology of submicron discrete and integrated monolithic circuits. Integrated designs for oscillators, doublers and mixers are reported in Sections 3, 4 and 5, respectively.

2. <u>Technology and Electrical Characteristics of Submicron InAlAs/InGaAs HEMT's</u> for Monolithic Integrated Applications.

A cross section of $In_{0.52}Al_{0.48}As/In_xGa_{1-x}As$ InAlAs/InGaAs HEMT's is shown in Fig.1. The design corresponds here to the double heterojunction (DH) scheme [3] which is found to show larger carrier occupation in the strained quantum well and therefore better carrier confinement than single channel designs. The channel where the Two-Dimensional Electron Gas (2DEG) is formed has a high Indium composition (x) which exceeds the lattice matched (x=0.53) value. Unlike single channel designs employing only one donor layer between gate and channel, the DH-HEMT has a second donor layer in the bottom. This provides more carriers



Figure 1 Cross section of double-heterojunction InAlAs/InGaAs HEMT.

and requires special attention in its design (smaller thickness than the top donor layer and appropriate doping) to avoid parasitic conduction.

The introduction of additional Indium in the channel improves the device properties. A transconductance and cutoff frequency improvement has already been reported by increasing the In content from 53% to 65% [2]. Further increases of Indium do not seem to enhance further the device properties. Our recent studies have for example demonstrated that devices with 75% or more In have smaller f_T and f_{max} values. By way of example an increase of In from 60% to 80% in 5% steps shows f_{max} values of 40GHz, 52GHz, 62GHz, 47GHz and 50GHz, respectively. The degradation of device characteristics with In content above certain value is related to their growth mode and the resulting interface characteristics.

Based on the above analysis, it was concluded that a 65% Indium content in the channel is a good compromise for improved electrical characteristics and controlled growth conditions suitable for integrated applications. The latter demand good



<u>Figure 2</u> Cross section of heterostructure Monolithic Integrated Circuit using In-AlAs/InGaAs HEMT's.

wafer uniformity and reproducibility to guarantee the compliance of performance with the predicted design characteristics.

A cross section of a InAlAs/InGaAs heterostructure monolithic integrated circuit is shown in Fig.2. Their technology of fabrication uses wet-etched (H₃PO₄:H₂O₂:H₂O-1:1:38) mesas for isolation. This solution has an etch rate of 20Å/sec and results in small orientation dependence and no undercut. The quality of ohmic contacts (Ge/Au/Ni/Ti/Au) was improved from 0.3 Ω mm in first runs to 0.1 Ω mm by increasing the cap doping density (5 × 10¹⁸cm⁻³/100Å instead of 3 × 10¹⁸cm⁻³/200Å), and reducing the i-layer thickness of InAlAs from 400Å to 200Å; the smaller thickness helps also in increasing the device transconductance. An image reversal lithography (Shipley 5214) was used for better reproducibility, edge definition and uniformity of the ohmic contacts; the chlorobenzene based lift-off originally employed, was eliminated for this step.

The submicron gate was defined using single 4500Å thick PMMA layer exposed by E-beam at 5.5nC/cm, 25kV. A citric acid etchant was used for gate recess in a mixture of 11:1:44 with H₂O₂ and H₂O. This results in relatively low etch rates $(\sim 300 \text{\AA/min})$ and acceptable control of recess depth. The HEMT gates (Ti/Au) fabricated in this way have a length of 0.2 to $0.25 \mu \text{m}$.

The reticle for the investigated monolithic integrated functions was relatively large ($6.3 \text{mm} \times 6.7 \text{mm}$) to allow simultaneous fabrication and comparison of characteristics of several functions. Submicron devices of different topology were necessary in order to satisfy the distinct requirements of each function. The reticle was for this reason subdivided in 11 subfields and some layout optimization was necessary to comply with the E-beam subfield size while maintaining the appropriate circuit topology.

Following the gate definition, a TiAu layer was deposited for the bottom plates of overlay capacitors. A thick SiO_2 layer ~ 2500Å was deposited by lift-off for the overlays. The sputtered lift-off technique developed specifically for the MMIC's allows selective overlay fabrication without deposition on the active area of the device and therefore no influence on its characteristics.

Active bias resistors for gate bias were recessed separately from the devices in order to control their values in the 5K Ω range. Air-bridges were fabricated in a two-step process. The wafers were then thinned down to 100μ m (thickness for which all microstrip stubs were designed) and diced. The integrated ciruits were finally mounted and bonded in a specially designed test fixture operating from 70 to 100 GHz.



Figure 3 Photograph of submicron InAlAs/InGaAs HEMT in a monolithic integrated circuit.



Figure 4 Bias dependence of current gain cutoff frequency (f_T) and maximum oscillation (f_{max}) frequency of a single channel (60%) HEMT from "integratedcircuit" wafer.

A photograph of the submicron InAlAs/InGaAs HEMT of an integrated circuit is shown in Fig. 3. Its gate is 0.2μ m long. Fig. 4 shows the bias dependant f_T and f_{max} characteristics of such an integrated device fabricated with single channel (60% In) design. The maximum f_T and f_{max} values are 100GHz and 115GHz respectively. The device had 12dB gain at 26.5GHz. Better performance (f_T = 82GHz, f_{max} = 148GHz with 14dB of gain at 26.5GHz) could be obtained with a double heterojunction design of 65% In composition in the channel.

3. 90GHz Monolithic Oscillator Design Using InAlAs/InGaAs HEMT Technology.

The monolithic oscillator design was intended for implementation in a more complex integrated function as shown in Fig. 5. The frequency of the local source (monolithic oscillator) is doubled and subsequently mixed with the receiving signal. The resulting IF lies in the microwave region (1.0GHz to 10.0GHz) and can be processed using conventional existing technologies. Although fundamental oscillation frequencies should in principle be feasible in the several hundred GHz region using this technology, the design frequency of this first iteration was selected to be 90 GHz. This allows immediate use of presently available monolithic device characteristics and allows indentification of possible problems related with such realizations.

The oscillator design was based on measured small-signal characteristics of submicron HEMT's. A common source topology was selected with capacitive feedback in the gate and a combination of capacitive-inductive feedback in the source to induce oscillation conditions.





 90 GHz Monolithic
 90 to 180 GHz
 180 GHz Monolithic

 Oscillator
 Monolithic Doubler
 Mixer





Oscillation can be initiated if the following conditions are satisfied:

$$|\Gamma_{in}| \times |\Gamma_{osc}| \ge 1$$
$$\le \phi_{in} + \le \phi_{osc} = 0$$

where $|\Gamma_{in}|$, ϕ_{in} and $|\Gamma_{osc}|$, ϕ_{osc} denote magnitude and phase of the reflection coefficient at a reference plane looking towards the load and oscillator, repectively. This condition, is equivalent to a total resistance ($R_{tot} = R_{in} - R_{osc}$) and reactance ($X_{tot} = X_L + X_{osc}$) equal to zero. Additionally to guarantee sustained steady-state oscillation it is necessary to satisfy the following conditions:

$$rac{\partial R_{tot}}{\partial \omega} > 0 \quad , \quad rac{\partial X_{tot}}{\partial \omega} > 0$$

As in every monolithic realization it is particularly important to aim towards process tolerant designs where the oscillation and steady-state conditions can be satisfied over a broad enough frequency range independent of active or passive element variations in their characteristics.

The integrated oscillator chip was fabricated using the monolithic submicron HEMT technology described in Section 2. A photograph of the fabricated monolithic chip is shown in Fig. 6.

The inductive feedback elements were realized using 16μ m wide microstrips with 90 Ω characteristic impedance on 100μ m thick substrates. A 50 Ω output port was considered and integrated matching was provided using again microstrip stubs. Overlay capacitors are used either for feedback or for RF grounding the bias pad of the gate. This pad was connected to the gate through an integrated 5k Ω resistor. Via holes are finally incorporated in the design for reducing parasitic inductances



Figure 6 90GHz Monolithic Integrated Oscillator chip.

of the chip to ground.

4. 90GHz to 180GHz Monolithic Doubler using InAlAs/InGaAs IIEMT Technology.

Signal multiplication is usually performed using two-terminal multiplier diodes. The high frequency characteristics of HEMT's suggest the possibility of threeterminal devices too for such applications. In fact, the transistor approach can allow larger bandwidth and better DC to RF efficiency than diodes which normally require relatively high power drive levels.

For multiplier applications, similarly to high efficiency power amplifiers, the HEMT's are operated with dc gate bias voltage (V_{gb}) close to pinch-off (V_p) , i.e. under class B conditions. To obtain a high frequency harmonic at the output, the load is tuned at the desired harmonic. Suitable networks need to be incorporated at the gate and drain terminals to short-circuit all out-of-band harmonics.



Figure 7 Voltage waveforms at various terminals of a 90GHz to 180GHz doubler.

A harmonic-balance technique (LIBRA^{*R*}) was used to analyze the doubler characteristics. The time domain characteristics of the output/drain voltage V_{d1} , V_{d2} at the fundamental and doubled frequency respectively, as well as, the input/gate voltage (V_{g1}) are given in Fig. 7; the frequency of the V_{d2} waveform across the load is consequently 180GHz. The amplified input voltage V_{g1} results in a waveform V_{d1} which ideally should be set to zero during the negative voltage ($V_{g1} \ge V_p$) excursion. This is not, however, true in practice, due to the high frequency operation displacement current which leaks through the gate capacitance and contributes to a V_{d1} "parasitic" signal (positive "square-like" waveform in Fig 7). The time duration of the V_{d1} cycle t_o where the transistor is conductive and more precisely the ratio t_o/T , where T is the period of the excitation signal V_{g1} , need to be optimized in order to achieve a good conversion efficiency i.e. large $I_{ddoubler}(2f)/I_{dmax}(f)$ value. If t_o is made too small compared to T then the magnitude of the resulting $I_d(2f)$ current is small. On the other hand, very large t_o values risk to produce $I_d(2f)$ signals with small harmonic content and are therefore undesirable.

The dc gate voltage is selected close to pinch off so that good class B operation is possible. Furthermore, the large signal swinging of I_d from zero to it's I_{dmax} value (in response to maximum V_{g1} excursions), can result under $V_{g1} \sim V_p$ bias condition in more efficient high harmonic generation. In fact, by exceeding slightly V_p one can ensure that not only I_d is set closer to zero but also C_{gs} reaches its minimum value. The $V_{g1} \geq V_p$ condition is, however, incompatible with the small gate leakage requirement for reduced risk of device breakdown. InGaAs HEMT's have unfortunately high gate leakage compared to other devices (typically 100 μ A at -6.5V for a 1.0μ mx 75 μ m device) and risk therefore to be sensitive to this bias requirement for multipliers. Except this, gate leakage is not a real fundamental limitation in the circuit performance because its level at the input gate terminal turns out to be small compared to the displacement current in the gate capacitance at high frequency operation.

For increased power levels the conversion loss is seen to reduce and subsequently increase. This is due to the initially larger amplitude of signal I_d at the output due to the increased input gate voltage V_{g1} and larger transconductance g_m . At higher V_{g1} 's approaching forward operation I_d reaches a maximum I_{dmax} and does not therefore, improve any more. Furthermore g_m starts reducing considerably in HEMT's due to parasitic "MESFET"-type conduction. The conversion loss vs. input power characteristics depend on the selected gate bias and are minimum for $V_{g1} \sim V_p$. A different gain power tendency is observed for diode doublers where the conversion loss improves over a larger range of input power levels. Due to the



Figure 8 90GIIz to 180GIIz Monolithic Integrated Doubler chip.

gate-leakage increase with input power this should be selected for the best possible compromise of conversion loss and leakage.

A photograph of the fabricated monolithic doubler chip is shown in Fig. 8. Right next to the HEMT one distinguishes two radial stubs used to realize bandreject filter characteristics. The left stub acts as a 180GHz resonator prohibiting the doubled signal from leaking towards the input, while the right one is a 90GHz resonator cutting off the fundamental 90GHz from the output terminal. Gate bias is achieved through an overlay capacitor connected to 90GHz radial stub which is $\lambda/4$ transformed to yield perfect open conditions at the input line. A matching network with a $\lambda/4$ stub (180GHz) is finally incorporated at the output for drain



Figure 9 90 GIIz Monolithic Integrated Mixer chip.

bias. The monolithic doubler is designed for 13.5dB conversion loss with 1dBm LO power level. The fundamental frequency rejection at the output is of the order of 38dB.

5. 90GHz Monolithic Mixer using InAlAs/InGaAs IIEMT Technology.

Monolithic mixers can be built using InAlAs/InGaAs HEMT's instead of diodes. The transistor approach allows lower conversion loss and lower power levels for the LO signal. Unless a balanced design is used, various responses generated by nonlinearities and LO noise cannot be rejected to a satisfactory level. The balanced approach becomes of particular importance in monolithic integrated designs where the oscillator is built without any resonator stabilizing networks. Frequency conversion is achieved by the nonlinearity of the transconductance-input-voltage (V_g) characteristics. Best characteristics are obtained when other V_g dependent parameter, such as for example output conductance shows less nonlinear characteristics. HEMT's are consequently ideally suited for such applications due to the very nonlinear g_m - V_g characteristics.

A photograph of the fabricated 90GHz monolithic chip is shown in Fig. 9. The RF and LO signals are applied simultaneously at the input. Matching is achieved by the same input network for both LO and RF with best characteristics in the center of the L0-RF band (92.5GHz). A $\lambda/4$ transformer connects a radial stub to the input line for gate bias. The overlay capacitor enhances the short circuit conditions of the $\lambda/4$ transformer at its end (90 GHz design). Furthermore, it short-circuits the IF signal by series resonance with the stub and eliminates consequently the IF from the input port. A radial stub design is also used at the output to filter out the RF and LO signals.

In addition to the 3GHz IF, a signal response is also found at ~ 6GHz. This is eliminated by a low pass filter design employing lumped elements and being integrated onto the same chip. Matching of the complete circuit to 50 Ω load is finally achieved by the same integrated lumped network. The conversion loss of the circuit is 10dB using 91GHz(LO)/94GHz(RF) signals and 5dB of LO power.

Conclusions

An sumbmicron monolithic integrated technology is reported for receiver/sensor applications in the THz region. The results of the first study are obtained using $0.20-0.25\mu$ m long HEMT's made with InAlAs/InGaAs heterostructures. Maximum oscillation frequencies of 148GHz were obtained and good performance was demonstrated for devices subjected to all the monolithic integrated process steps. The technology steps used for monolithic fabrication have also been discussed.

Monolithic integrated functions using the submicron HEMT's have been studied and circuits were fabricated. Fundamental signal generation is at first attempted at 90GHz. Signal doubling from 90GHz to 180GHz and mixing at 90GHz is also studied using the submicron HEMT's.

Acknowledgement

The authors would like to acknowledge the great help provided by Y. J. Chan, J. Pamulapati, and P. K. Bhattacharya for MBE growth. T. Brock, H. F. Chau, J. Hu, R. Lai, D. Pehlke and K. Studer-Rabeler for submicron and MMIC fabrication. Special thanks are also given to J. Morgan, M. Tutt and P. Marsh for their continuous and creative effort in the area of microwave and millimeter-wave device and circuit characterization.

REFERENCES

- U. K. Mishra, A. S. Brown and S. E. Rosenbaum, C. E. Hooper, M. W. Pierce, M. J. Delaney, S. Vaughn, K. White: "Microwave Performance of AlInAs/GaInAs HEMT's with 0.2 and 0.1μm gate length", IEEE Electron Device Letters, Vol. 9. pp 647-640, Dec. 1988.
- G. I. Ng. D. Pavlidis, M. Jaffe, J. Singh and H. F. Chau, "Design and Experimental Characteristics of Strained In_{0.52}Al_{0.48}As/In_xGa_{1-x}As (x > 0.53)" IEEE Transactions on Electron Devices, Vol. 36, No. 10, pp. 2249-2259, Oct. 1989.
- G. I. Ng. D. Pavlidis, M. Tutt, J. Oh and P. K. Bhattacharya, "Improved device characteristics using strained double channel In_{0.65}Ga_{0.35}As/In_{0.52}Al_{0.48}As HEMT's" IEEE Trans. on Electron Devices, Vol. 10, No. 3, pp. 114-116, March 1989.
- C. Nishimoto, R. LaRue, S. Bandy, M. Day, J. Ecusfein, C. Webb, C.Yuen, Z. Zdasiuk "A 2-20 GHz High Gain Monolithic HEMT Distributed Amplifier" IEEE, 1987 Microwave and Milllimeter Monolithic Circuits Symposium, June 1987, pp. 109-114.
- G. Metze, A. Cornfeld, J. Singer, II. Carlson, E. Chang, T. Kirkendall, G. Dahrooge, J. Bass, H.-L. Hung, T. Lee: "Monolithic V-Band Pseudomorphic-MODFET Low-Noise Amplifiers" IEEE 1980 MMIC-Symposium, Conference-Digest pp. 111-116.

- M. Tutt, D. Pavlidis, G. I. Ng, M. Weiss, J. L. Cazauz: "Monolithic Integrated Circuit Applications of InGaAs/InAlAs HEMTs", GaAs IC-Symposium. 1988, pp. 293-296.
- M. Weiss, G. I. Ng and D. Pavlidis: "InP Based Monolithic Integrated HEMT Amplifiers and their Material Sensitivity", Submitted to "20th European Microwave Conference."
- 8. M. Weiss, G. I. Ng and D. Pavlidis: "HEMT Control Circuits for Monolithic InP Applications", Submitted to "20th European Microwave Conference."
- A. J. Tessner, P. C. Chao, K.H.G. Duh, P. Ho, M. Y. Kao, S.M.J. Liu, P.M. Smith, J. M. Ballingall, A. A. Jabra, T. H. Yu: "Very High Performance 0.15μm gate-length InAlAs/InGaAs/InP lattice-matched HEMT's", 12th Biennial IEEE/Cornell University Conference in "Advanced Concepts in High Speed Semiconductor Devices and Circuits."