

# A Novel Full Band Terahertz Frequency Quadrupler

F. Yang, *Member, IEEE*

**Abstract**—This paper presents designs of a novel full band quadrupler based on GaAs membrane technology. The measured quadrupler output power is more than -28 dBm at the full WR-1.0 band, and the measured peak power achieves above -13 dBm at 950 GHz with 7 dBm driven power.

**Index Terms**—quadrupler, membrane substrate, Schottky diode, submillimeter wave, terahertz.

## I. INTRODUCTION

Terahertz sources have attracted recent interest for terahertz measurement and radio astronomy applications [1], [2]. For such applications, it is important to have compact sources that produce enough power and own broadband performance.

Solid-state devices provide a compact and robust solution for the generation of terahertz signal. Transistor with smaller feature size have been demonstrated with maximum frequencies of oscillation ( $f_{max}$ ) above 1 THz and practical circuit operation has been extended into the lower end of the terahertz (THz) frequency band. Although rapid advances have been made in amplifiers[3], especially high electron-mobility transistor (HEMT) [4] and heterojunction bipolar transistor (HBT) [5], Schottky diodes still provide high performance cost ratio and are widely used in terahertz frequency multiplier sources [6],[7]. For terahertz multiplier sources, cascading multipliers is a pragmatic approach. It typically consists of a chain of doublers and triplers, selected to yield the desired output frequency with a efficiency[8],[9]. The final efficiency of a multi-stage chain, as a result, is often on the order of a few percent or less [10]. Moreover, interstage mismatches in the chain can readily influence adjacent stages by pulling them from their optimum operating status and reducing efficiencies. Direct multiplication to a high-order harmonic greater than the third is desirable for higher frequency band, even with the challenges including proper termination of all intermediate harmonics (idlers). Also, a high-order harmonic multiplier brings the improvement on size, weight, power, and cost (SWaP-C).

This work presented here applies the architecture to implement an integrated frequency quadrupler fabricated on GaAs membrane substrate. This Quadrupler features 2 anodes in series configuration monolithically is integrated on a GaAs membrane substrate and connected to a split waveguide-block

by metallic beam-leads. As we know. It is the first quadrupler working at the full WR-1.0 Band.

## II. QUADRUPLER DEVELOPMENT

### A. Circuit topology




Fig.1. Block diagram of the balanced quadrupler.

$f_0$ : the input fundamental frequency,  
 $2f_0$ : the second idle harmonic frequency,  
 $3f_0$ : the third idle harmonic frequency,  
 $4f_0$ : the output fourth harmonic frequency.

Fig. 1 illustrates the basic architecture of the quadrupler circuit developed in this work. The diodes pair is placed in the output waveguide, and the two diode branches are antiparallel connected to the input fundamental signal on a TEM mode and series connected to the output 4th harmonic output signal on a TE mode. Usually, only even-order harmonics are generated due to the balanced configuration. Considering small asymmetries are introduced by the physical structure of the Schottky diodes, there is still low level 3rd harmonic in the circuit. The low-high impedance filter are placed within the channel waveguide between the input and output waveguides which is used to match the diodes and prevent the 2nd and 3rd harmonics (idler frequencies) from leaking into the input waveguide. 2nd and 3rd harmonics are cut off by the output waveguide and trapped in the diodes circuit. Also, the dimension of the chip channel and the suspended microstrip line are optimized to trap the idler frequencies in the circuit.

### B. Design Methodology

The methodology used for the design uses a combination of

non-linear circuit simulations (Agilent ADS) and 3D electromagnetic simulations (Ansoft HFSS) that is based on the methodology presented in [8],[9]. To start with, a standard diode model customized with in-house parameters was implemented together with its close 3D passive environment (diode cell), plus ideal input and output matching networks. During this simulation, the anode zero junction capacitance and the diode cell geometry, including anodes positions, input channel width and input stub length, were optimized using the harmonic balance and optimization routines of ADS in order to reach optimum power efficiency. Then, each transition in the circuit including step impedances, coupling probes and waveguide transitions were simulated within the 3-D electromagnetic environment with appropriate boundaries, waveports assignment and de-embedding planes. The simulation outcomes (2-D S-parameter matrices and their attenuations, impedances and permittivity values at central uided frequencies) were used in a global non-linear optimization. During this second optimization step, ideal  $\lambda/4$  initial lengths were defined in the step-impedance filter and matching network in order to converge to optimum lengths of the circuit transmission lines. Several iterations were necessary to define the appropriate dimensions of the position of the input back-short, the diodes geometry, the input probe and the output probe near the diodes in order to reach a wide impedance matching over the input frequency band. Finally, the values found during the previous steps were feed back in HFSS to build the full circuit structure as shown in Fig. 1, and the circuit was finally simulated with the harmonic balance routine to check the coupling efficiency, global efficiency and output power. The electrical parameters of the Schottky diode model considered in the simulations are a series resistance  $R_s = 30 \Omega$ , an intrinsic zero voltage junction capacitance of  $C_{jo} = 1.6 \text{ fF}$ , an ideality factor  $= 1.3$  and a built-in potential  $V_{bi} = 0.8 \text{ V}$ . This design was optimized for 5.5 mW of input power and -1 V bias included.

### III. FABRICATION AND ASSEMBLING

#### A. Circuit fabrication

As described in the previous section the fabricated quadrupler circuit features two diodes integrated on a 5  $\mu\text{m}$  thick GaAs membrane. The membrane epitaxial layers were grown by MBE technique, fine structures, like the anodes and the air-bridges were using the electron beam lithography for its highest precision. The anodes are about  $0.6 \mu\text{m} \times 0.6 \mu\text{m}$ , the mesas are about 7.6  $\mu\text{m}$ , and the doping of the epilayer is  $5 \times 10^{17}$ . The gap between the edges of the anode and the ohmic contact was set to about 0.7  $\mu\text{m}$ . The chip is inserted between the input and the output waveguides in a channel of  $93 \mu\text{m} \times 52 \mu\text{m}$  cross section and approximately 232  $\mu\text{m}$  long.




Fig.2. 750–1100 GHz circuit with beam-lead

#### B. Circuit assembling

The beam leads are thin gold layers that allow suspending the circuit in the channel without using conductive glue or golden bonding. The membrane circuit has been assembled into one of two halves and the beam leads are thermo-compressed on the block. The introduction of beam provides more precise RF and DC grounding and takes the significant improvement during the chip handling and assembling into the blocks. Protruding part of the chip is the DC line for biasing. It can also be used to grab the chip during the chip assembling into the blocks.

### IV. MEASUREMENT

#### A. DC characteristic

Before electrical assembly, I-V on-wafer measurement have been performed, giving excellent diode I-V curve and  $\Delta V$ , with the  $\Delta V$  defined as  $\Delta V = V(I=100 \mu\text{A}) - V(I=10 \mu\text{A}) = 72 \text{ mV}$ . The extracted electrical parameters of the Schottky diode from the curve fitting are: series resistance  $R_s = 18 \text{ ohms}$ , an ideality factor  $\eta = 1.27$ , and a built-in potential of  $V_{bi} = 0.78 \text{ V}$ . The series resistance here is larger than the value mentioned in section II, which is partly due to the anode diameter after the fabrication is  $0.8 \mu\text{m} \times 0.8 \mu\text{m}$  rather than the value of  $0.6 \mu\text{m} \times 0.6 \mu\text{m}$  in simulation procedure.




Fig.3. Diode I-V curve

## B. RF characteristic

Another test measures the output power performance of the full band quadrupler. As illustrated in Fig.3, the power measurement gives -28 dBm minimum power across the 750-1100 GHz band, with -13dBm peak output power at 950 GHz. The measurement has very similar trend and a good fit to the design simulation results[11].




Fig.4. 750–1100 GHz circuit performance

## C. Comparison to Previously Published Results

Table I provides a comparison of the current results against published quadruplers.

TABLE I  
COMPARE WITH SIMILAR WORKS

Reference /Year	Technology	Bandwidth	Output Power
[12]/2014	0.13 $\mu\text{m}$ SiGe HBT	50 - 75 GHz	-1 dBm
[13]/2014	0.12 $\mu\text{m}$ SiGe BiCMOS	70 - 110 GHz	-1.5 to 2 dBm
[14]/2020	0.25 InP DHBT	110 - 130 GHz	5 to 7 dBm
[15]/2014	quasi-vertical diode	140 - 170 GHz	12 to 18 dBm
[16]/2013	45 nm SOI CMOS	275 - 285 GHz	-7 dBm
[17]/2015	45 nm SOI CMOS	390 - 440 GHz	-10 dBm
[18]/2012	35 nm mHEMT	435 - 480 GHz	-14.3 dBm
[19]/2017	Schottky barrier diode	322 - 345 GHz	0 dBm
[20]/1984	Schottky barrier diode	310 - 345 GHz	-3 dBm
[21]/1979	Schottky barrier diode	589 GHz	-28 dBm
This work	Schottky barrier diode	750 - 1100 GHz	-28 to -13 dBm

## V. CONCLUSION

The Schottky diodes on GaAs membrane were fabricated with a process entirely based on electron-beam lithography. The performance shows its potential to be used as the extended parts for terahertz vector network analyzer.

## ACKNOWLEDGMENT

The development of Schottky devices for terahertz measurement instrument is designed and fabricated at Nanjing. The authors would like to thank Dr. Niu B. for giving his kind suggestion for the fabrication process. Also, the author would like to acknowledge Dr. Deng J.Q. and Dr. Jia D.H. for their admirable patient during the THz-MIC mounting and test.

## REFERENCES

- [1] J. J. Lynch, et al. "Coded aperture subreflector array for high resolution radar imaging." *SPIE Defense + Security International Society for Optics and Photonics*, 2017.
- [2] I. Mehdi and P. Siegel, "THz semiconductor-based front-end receiver technology for space applications," in *IEEE Radio Wireless Conf.*, Atlanta, GA, Sep. 2004, pp. 127–130.
- [3] L. A. Samoska, "An Overview of Solid-State Integrated Circuit Amplifiers in the Submillimeter-Wave and THz Regime," in *IEEE Transactions on Terahertz Science and Technology*, vol. 1, no. 1, pp. 9-24, Sept. 2011, doi: 10.1109/TTHZ.2011.2159558.
- [4] X. Mei et al., "First demonstration of amplification at 1THz using a 25-nm InP high electron mobility transistor process," in *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 229–327, Apr. 2015.
- [5] B. Heinemann et al., "SiGe HBT with  $f_x/f_{max}$  of 505 GHz/720 GHz," *2016 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, 2016, pp. 3.1.1-3.1.4, doi: 10.1109/IEDM.2016.7838335.
- [6] I. Mehdi, E. Schlecht, G. Chattopadhyay, and P. H. Siegel, "THz local oscillator sources: Performance and capabilities," *Proc. SPIE*, vol.4855, pp. 435–446, 2002.
- [7] A. Maestrini et al., "A Frequency-Multiplied Source With More Than 1 mW of Power Across the 840–900-GHz Band," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 58, no. 7, pp. 1925-1932, July 2010, doi: 10.1109/TMTT.2010.2050171.
- [8] A. Maestrini et al., "1200GHz and 600GHz Schottky receivers for JUICE-SWP". *27th International Symposium on Space Terahertz Technology*.
- [9] A. Maestrini, B. Thomas, H. Wang, et al. "Schottky diode-based terahertz frequency multipliers and mixers". in *Comptes rendus - Physique*, 2010, vol. 11, no. 7, pp.480-495.
- [10] I. Mehdi, J. V. Siles, C. Lee and E. Schlecht, "THz Diode Technology: Status, Prospects, and Applications," in *Proceedings of the IEEE*, vol. 105, no. 6, pp. 990-1007, June 2017, doi: 10.1109/JPROC.2017.2650235.
- [11] F. Yang, "A 900GHz Broadband Balanced Frequency Quadrupler," *International Symposium on Space Terahertz Technology*, 2019.
- [12] S. Yuan and H. Schumacher, "Novel frequency quadrupler design covering the entire V-Band in 0.13- $\mu\text{m}$  SiGe process," *2014 IEEE 14th Topical Meeting on Silicon Monolithic Integrated Circuits in Rf Systems*, Newport Beach, CA, 2014, pp. 101-103, doi: 10.1109/SiRF.2014.6828509
- [13] B. Ku, H. Chung and G. M. Rebeiz, "A Milliwatt-Level 70–110 GHz Frequency Quadrupler With >30 dBc Harmonic Rejection," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 68, no. 5, pp. 1697-1705, May 2020, doi: 10.1109/TMTT.2020.2967390
- [14] M. Bao, R. Kozhuharov, J. Chen and H. Zirath, "A D-Band Keyable High Efficiency Frequency Quadrupler," in *IEEE Microwave and Wireless Components Letters*, vol. 24, no. 11, pp. 793-795, Nov. 2014, doi: 10.1109/LMWC.2014.2350694
- [15] N. Alijabbari, M. F. Bauwens and R. M. Weikle, "160 GHz Balanced Frequency Quadruplers Based on Quasi-Vertical Schottky Varactors Integrated on Micromachined Silicon," in *IEEE Transactions on Terahertz Science and Technology*, vol. 4, no. 6, pp. 678-685, Nov. 2014, doi: 10.1109/TTHZ.2014.2360983
- [16] M. Abbasi and D. S. Ricketts, "275–285 GHz balanced frequency quadrupler chain in 45 nm SOI CMOS," in *Electronics Letters*, vol. 51, no. 18, pp. 1424-1426, 3 9 2015, doi: 10.1049/el.2015.2100.
- [17] F. Golcuk, O. D. Gurbuz and G. M. Rebeiz, "A 0.39–0.44 THz 2x4 Amplifier-Quadrupler Array With Peak EIRP of 3–4 dBm," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 61, no. 12, pp. 4483-4491, Dec. 2013, doi: 10.1109/TMTT.2013.2287493.
- [18] I. Kallfass, A. Tessmann, H. Massler, S. Wagner and A. Leuther, "A 480 GHz active frequency multiplier-by-four SMMIC," *2012 IEEE/MTT-S International Microwave Symposium Digest*, Montreal, QC, 2012, pp. 1-3, doi: 10.1109/MWSYM.2012.6258409.
- [19] J. Jun et al., "Single-Stage Frequency Quadrupler With SBD and Four-Octave LPF at 335 GHz," in *IEEE Transactions on Terahertz Science and Technology*, vol. 7, no. 4, pp. 446-454, July 2017, doi: 10.1109/TTHZ.2017.2709720.
- [20] J. W. Archer, "A Novel Quasi-Optical Frequency Multiplier Design for Millimeter and Submillimeter Wavelengths," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 32, no. 4, pp. 421-427, Apr. 1984, doi: 10.1109/TMTT.1984.1132693.
- [21] T. Takada and M. Ohmori, "Frequency Triplers and Quadruplers with GaAs Schottky-Barrier Diodes at 450 and 600 GHz," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 27, no. 5, pp. 519-523, May 1979, doi:

10.1109/TMTT.1979.1129660.



**F. Yang** (M'17) was born in Jiangsu, China, in 1978. He received the M.E. and Ph.D. degrees from Southeast University, Nanjing, China, in 2004 and 2007, respectively.

From 2008 to now, He works in the School of Information Science and Engineering, Southeast University, Nanjing, China.

His research interests include millimeter-wave low noise devices and submillimeter devices.