E-BEAM SIS JUNCTION FABRICATION USING CMP
AND E-BEAM DEFINED Wiring LAYER

Patrick Puetz, Karl Jacobs

KOSMA, I. Physikalisches Institut, University of Cologne
Zuelpicher Str. 77, 50937 Koeln, Germany

ABSTRACT

High frequency (> 0.5 THz) circuit design of SIS mixer elements used in
radioastronomical heterodyne receivers demand tightly controlled junction areas with
sizes smaller than 0.5 \( \mu \)m\(^2\), suggesting the use of electron beam lithography (EBL).
The thin PMMA electron beam resist, however, cannot be used for the usual self-
aligned liftoff of the insulating dielectric. We implemented a new processing scheme
similar to the PARTS (Planarized All-Refractory Technology for Superconducting
electronics [1]) fabrication process developed at IBM. In this process a chemical
mechanical polishing (CMP) step is used to planarize the dielectric (SiO\(_2\)). CMP of
the circuits on fused quartz substrates was performed on a standard lapping machine
with a simple motorized polishing head. Dielectric thickness variations across the
active chip diameter (\( \varnothing \) 20 mm) of only \( \pm 20 \) nm were achieved. In order to test the
quality of our junction fabrication, square and rectangular junctions with areas ranging
from 0.02 \( \mu \)m\(^2\) to 25 \( \mu \)m\(^2\) were fabricated and DC-tested. We further investigated EBL
for the wiring layer, thus extending the process to a precise definition and positioning
accuracy of all critical circuit geometries. This is especially interesting for tuning
circuits at 1 THz and beyond, with typical lengths and widths in the order of a few
microns. First results indicate that junctions with EBL defined wiring layers can have
the same quality as those with UV defined wiring.

I. INTRODUCTION

Junction area is a crucial design factor for the integrated tuning circuits of SIS
junctions. With the development of SIS mixers for frequencies at or above 1 THz,
e.g. for use in the receivers of the Far Infrared Space Telescope (FIRST), junction
areas have to become smaller (< 0.5 \( \mu \)m\(^2\)) and more precisely defined (\( \Delta A/A_j < 10 \% \))
in order to ensure optimum performance of the integrated tuning circuits. At lower
frequencies, ongoing developments of multi-junction circuit designs and array
applications make tightly controlled junction areas necessary. Junction designs employing rectangular submicron areas or distributed junctions are very demanding for junction definition.

Standard UV300 contact mask-aligner lithography has its limits with linear dimensions approaching 0.8 μm and thus needs to be replaced by a more powerful technology. Two commonly employed solutions are deep UV stepper technology or EBL. In this paper we will focus on latter, as EBL technology has already been developed at KOSMA for fabrication of hot electron bolometers [2].

In the conventional self-aligned liftoff process for the fabrication of SIS junctions, a thick (≥ 1.2 μm) photoresist is used both for the definition of the top electrode and for the following self-aligned liftoff of the evaporated insulating dielectric. The electron beam resist PMMA used for high resolution EBL is too thin (190 nm) to be used for these purposes (Figure 1, first column). Therefore a different fabrication scheme has to be implemented.

One possibility for pattern transfer is the use of a relatively thick polyimide underlayer beneath the EBL resist as described in [3] shown in Figure 1, second column. A disadvantage of this process is the rather difficult processing of the polyimide films and the fact that the critical liftoff step still has to be used.

A completely different approach is the use of a chemical mechanical polishing (CMP) step for planarization of the dielectric, first used in the PARTS (Planarized All-Refractory Technology for Superconducting electronics) process [1]. Here a self-aligned process step is not necessary, thus eliminating the need for a thick EBL resist. After junction top electrode RIE the dielectric is deposited onto the whole wafer without any patterning and then the dielectric is locally and globally planarized in a polishing step. Polishing is terminated when the junction top electrodes emerge at the dielectric surface (Figure 1, third column).
**New KOSMA junction fabrication with E-Beam Lithography and CMP - a comparison**

<table>
<thead>
<tr>
<th>Standard junction definition with self-aligned liftoff process</th>
<th>E-Beam submicron area junction definition with self-aligned liftoff process (schematic, JPL)</th>
<th>E-Beam submicron area junction definition with CMP process (KOSMA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1200 nm UV resist</td>
<td>1200 nm PMMA E-Beam resist:</td>
<td>1200 nm PMMA E-Beam resist:</td>
</tr>
<tr>
<td>150 nm Nb top</td>
<td>500 nm polyimide</td>
<td>500 nm polyimide</td>
</tr>
<tr>
<td>500 nm Nb</td>
<td>resist patterned by EBL development:</td>
<td>resist patterned by EBL development:</td>
</tr>
<tr>
<td>Cr deposition (etch mask):</td>
<td>Cr deposition (etch mask):</td>
<td>Cr deposition (etch mask):</td>
</tr>
<tr>
<td>&gt; 0.8 μm</td>
<td>NF3, CF4</td>
<td>NF3, CF4</td>
</tr>
<tr>
<td>SiOx deposition (junction isolation)</td>
<td>SiOx deposition (junction isolation)</td>
<td>SiOx deposition (junction isolation)</td>
</tr>
<tr>
<td>1200 nm SiO</td>
<td>typically 200 nm SiO</td>
<td>typically 200 nm SiO</td>
</tr>
<tr>
<td>SELF-ALIGNED liftoff resist removed (acetone)</td>
<td>pattern transfer: E-Beam Lithography development: WKB SiO2 deposition (etch mask)</td>
<td>pattern transfer: E-Beam Lithography development: WKB SiO2 deposition (etch mask)</td>
</tr>
<tr>
<td>definition of tuning / wiring layer</td>
<td>PMMA removed</td>
<td>PMMA removed</td>
</tr>
<tr>
<td>SiO deposition (junction isolation)</td>
<td>top electrode definition: RIE of polyimide (&lt;0.5 μm)</td>
<td>top electrode definition: RIE of polyimide (&lt;0.5 μm)</td>
</tr>
<tr>
<td>200 nm SiO</td>
<td>top electrode definition: RIE of Nb: polyimide etch mask (CCl2F2 + CF4 + O2)</td>
<td>top electrode definition: RIE of Nb: polyimide etch mask (CCl2F2 + CF4 + O2)</td>
</tr>
<tr>
<td>self-aligned liftoff polyimide removed (CH2Cl2)</td>
<td>topography is planarized</td>
<td>topography is planarized</td>
</tr>
<tr>
<td>definition of tuning / wiring layer</td>
<td>top electrode is free</td>
<td>top electrode is free</td>
</tr>
<tr>
<td>definition of tuning / wiring layer</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 1** Comparison of junction definition with CMP to standard self-aligned liftoff and JPL processing schemes
II. CHEMICAL MECHANICAL PLANARIZATION OF INTERLAYER DIELECTRICS

CMP for planarization of interlayer dielectrics (ILD) was developed at IBM in the mid 80’s for multilevel VLSI chip developments out of the need to cope with increased topography generation (also referred to as oxide CMP).

In a typical application the ILD, SiO₂, is deposited onto underlying circuits and is planarized through CMP and thinned until interconnections can be used for further contacting (Figure 2). During CMP the wafer is pressed onto a polishing surface (a polyurethane polishing pad) with both the wafer and the pad being rotated. A caustic aqueous polishing slurry, containing small abrasives (typically silica particles of approx. 100 nm diameter) is dispensed onto the pad. The SiO₂ surfaces of the ILD on the wafer and the silica particles become hydroxylated, and hydrogen bonding in combination with the mechanical induced slurry flow then carries away material from the ILD [5].

Because of the complex hydromechanical interactions at the ILD surface, an empirical approach for establishing the proper set of parameters for an optimal planarization yield and process stability has to be chosen. In order to establish a high planarization rate (i.e. the time it takes to reduce ILD topography to a desired level) and global uniformity of the ILD thickness, the wafer has to be in partial contact with the polishing pad. This is achieved by empirically influencing the slurry fluid film thickness through pad velocity, pad properties, wafer applied load and the wafer mounting, with the latter determining how much the wafer is recessed into its carrier. As shown in [6] for 2” wafers, this semi-direct contact mode is achieved when the wafer sticks out less than a few mils above the carrier surface. Another important effect is the feature size dependency of the planarization rate. Structures with larger linewidths planarize slower than smaller structures due to the finite deformability of the polishing pad [6–9]. This can be a problem for
establishing interconnection of all circuits on a chip. This must be solved by the appropriate chip design.

III. KOSMA E-BEAM SIS JUNCTION FABRICATION SCHEME

The trilayer structure for the waveguide junctions is sputter-deposited onto fused quartz substrates (INFRASIL, Ø 25 mm, 250 µm thickness) into UV lithographically patterned bilayer AZ 7212 photoresist windows [10]. The trilayer film thicknesses are 150 nm niobium for the bottom electrode, 10 nm aluminum, which is oxidized in-situ to form the AlOₓ tunnel barrier with critical current densities around 17 kA/cm², and 230 nm niobium for the junction counter electrode. After liftoff, alignment marks are defined onto the chip through sputter-deposition of aluminum and gold, also as a liftoff process. These marks are needed for pattern alignment during EBL. Then the chip is spin-coated with a monolayer 190 nm PMMA (4 %, 496 k) and covered with 10 nm aluminum for charge dissipation during EBL.

Our EBL system, based on a CAMBRIDGE S240 SEM, is controlled by a PC running customized AutoCAD software in which the structures are defined using AutoCAD trace elements. Patterns are written into the PMMA with a beam current of 14.0 pA and doses ranging from 100 to 150 µC/cm² (structures are not proximity effect corrected, but larger structures receive less dose for compensation). After removing the aluminum in an acidic solution and PMMA development, 50 nm SiO₂ as the etch mask for RIE is electron beam evaporated into the PMMA patterns. A thorough O₂ plasma clean to remove H₂O from the chips’ surface prior to deposition has proven to be necessary for proper SiO₂ film adhesion. After junction etch mask liftoff, a secondary etch mask, patterned with UV lithography, defines the junction isolation window. Now the top electrode is etched with RIE using NF₃ at 40 µbar, -55 V, 0.13 W/cm² for 48 sec.

600 nm SiO₂ as dielectric for the integrated tuning structures is electron beam evaporated (after plasma cleaning) onto the whole chip in agreement to the PARTS processing scheme (a minimal dielectric thickness according to the feature step height to be planarized, in our case 390 nm, is needed for planarization). CMP is terminated after 3–4 polishing passes when the mean dielectric thickness in the junction isolation windows is measured to be 200 nm. After CMP and post-CMP cleaning procedures – which are discussed in following chapters – the integrated tuning circuits are sputter deposited into UV-lithographically (or EBL – discussed later) patterned photoresist windows, again as a liftoff process. The wiring layer consists of 350 nm niobium covered with 30 nm gold for wire bonding. Prior to deposition the chip is argon plasma cleaned (4 min, 3.0 Pa, -450 V, 0.4 W/cm²) in order to remove any residue from CMP (in particular the modified niobium layer on the junction tops). The chip is then diced into several parts, ultrasonically wire bonded and DC tested.
IV. EXPERIMENTAL ASSEMBLY FOR CMP

CMP was developed on a standard lapping machine [11]. This machine is equipped with a 12" plate drive with continuously variable speeds from 0–70 rpm and a semi-circle roller sweep arm, with variable sweep amplitude and frequency, to guide the lapping / polishing head (Figure 4). Because this machine is also used for lapping fused quartz substrates it was placed in our clean room facilities or in an individual flow box environment.

A machined DELRIN (PVC) disc containing the wafer pocket on the bottom is mounted to the polishing head. The disc is grooved to improve slurry flow towards the wafer pocket. The applied load on the wafer is controlled by adding a specific weight on top of the polishing head. Because we use delicate 250 µm thick fused quartz substrates they are wax mounted onto a 2" silicon wafer. A thin (2–3 µm) wax films ensure the necessary planarity of the configuration. The wafer/substrate pocket depth is designed to project the chips' surface 4 mil above the polishing head underside (Figure 5).

The wafer pocket is backed by a soft buffed poromeric self-adhesive film [12] for reasons of reducing pocket surface roughness and therefore unifying load distribution onto the wafer / substrate combination. The polishing head is driven by an electric motor, its speed is adjusted according to the polishing pad speed to ensure constant relative velocity for all points of the wafer [7].

We chose a similar configuration as investigated in [6] for pocket geometry, polishing pad and slurry [12]. The IC-1000 is a hard polishing pad and exhibits greater...
planarization capabilities than softer pads [6]. Slurry feed is automated by a membrane dose pump. All CMP relevant process data can be found in Table 1.

<table>
<thead>
<tr>
<th>polishing head</th>
<th>polishing pad</th>
<th>slurry</th>
</tr>
</thead>
<tbody>
<tr>
<td>size</td>
<td>brand</td>
<td>RODEL IC-1000</td>
</tr>
<tr>
<td>pocket size</td>
<td>material</td>
<td>perforated polyurethane with soft backing</td>
</tr>
<tr>
<td>wafer projection</td>
<td></td>
<td>4 mil</td>
</tr>
<tr>
<td>rotation speed</td>
<td>pad velocity</td>
<td>60 rpm</td>
</tr>
<tr>
<td>position</td>
<td>size</td>
<td>center of pad</td>
</tr>
<tr>
<td>sweep arm</td>
<td>frequency</td>
<td>0.1 Hz</td>
</tr>
<tr>
<td></td>
<td>amplitude</td>
<td>± 2 cm</td>
</tr>
<tr>
<td></td>
<td>applied load</td>
<td>55 N</td>
</tr>
<tr>
<td></td>
<td>wafer backing</td>
<td>RODEL DF200</td>
</tr>
</tbody>
</table>

Table 1 Summary of current CMP process data

V. CMP RESULTS

We observed no negative influence of the non-cleanroom surrounding of our CMP assembly. This can partly be explained by careful cleaning procedures, which include the storage of polishing pad and head in containers and thorough H$_2$O rinsing of all parts prior to CMP. We believe that the conditioning of pad surface with H$_2$O and the slurry also has a cleaning effect. The very small number (< 10) of microscopical scratches result from broken away material at edge of the fused quartz substrates. As a result only a few devices (of 248) on the chip actually become useless through scratching, because most of the scratches only extend 2–3 mm from the edge.

This area of the chip cannot be used anyway, because in this edge region the removal rate of the dielectric is much higher than the remainder of the chip. This effect is actually common to CMP and is described in [6]. In order to compensate for loss of chip area through this edge exclusion zone, we increased the diameter of our fused quartz substrates from 22 to 25 mm.

The IC-1000 is conditioned after every polishing pass with a diamond conditioning head to ensure constant surface roughness, which is essential for constant planarization results.

Figure 6 shows the progress of planarization on trilayer-generated SiO$_2$ topography, and a typical planarization result is shown in Figure 7.
Another important observation we made is effect of planarization feature size dependency: The geometry of the individual waveguide mixer devices in our chip layout result to a higher SiO₂ planarization rate at the junction area (the tapered waveguide probes) than on the larger bondpads at the end of each device (Figure 7). Contact problems arising from this situation were solved by patterning windows into the dielectric on the bondpads.

Post-CMP cleaning is made by extending the CMP pass for another two minutes, with stopped slurry flow but generous H₂O rinsing of the polishing pad. The wafer/substrate combination is kept wet for transport into the cleanroom and then swabbed with H₂O and dried with IPA on a photoresist spinner.

VI. INVESTIGATION OF EBL DEFINED WIRING LAYER

Terahertz mixer circuits react very sensitive to misalignment of the integrated tuning structures relative to the SIS junctions. Typical tolerances of 1–2 µm in wiring positioning by optical mask-aligner tolerances are not tolerable for circuits working at these high frequencies. We therefore investigated EBL definition of the integrated
tuning circuits, which allows a relative positioning accuracy of about 100 nm. This precision makes it possible to use tuning circuit designs which are even more critical in adjustment, such as rectangular junctions embedded in narrow tuning lines (Figure 8).

Another large advantage of EBL of tuning circuits is its flexibility. Changes in tuning designs can easily and fast be incorporated into the fabrication process, as there is no need to fabricate chrome masks for UV lithography.

EBL defined tuning structures could easily be integrated into our new EBL/CMP junction process scheme described earlier: After CMP the wafer is spin-coated with a 600 nm thick UV photoresist (AZ 5206, resolution 0.3 μm) and 10 nm copper is deposited on top for charge dissipation during EBL. The tuning structures are written with a beam current of 14.0 pA and a dose of 15 μC/cm² without any proximity effect corrections. After removal of the copper layer through an FeCl₃ solution etch, the photoresist is developed with AZ 400K (diluted 1:3 with H₂O).
The wiring layers are then sputtered into these photoresist windows as a liftoff structure in the same manner as described previously for UV definition. Pattern alignment during wiring EBL is made with the same alignment marks as used for junction EBL.

Liftoff of the 380 nm thick wiring in the 600 nm thick photoresist produces very smooth edges (Figure 9). We attribute this to the fact that EBL intrinsically produces undercut photoresist sidewall profiles, because a large exposure contribution is made by backscattered secondary electrons from underneath.

VII. DC I/V Analysis

Junction areas of square and rectangular shape ranging from 0.02 to 25 μm² were defined and their subgap leakage characteristics examined. The tuning structures were UV-lithographically and EBL defined for different parts of the chips in order to investigate possible adverse effects of wiring EBL on junction quality.

To present date our I/V analysis data does not give clear indication that the junction barrier quality is deteriorated due to charge buildup during wiring EBL.

All junctions, with areas from 0.1 μm to 0.6 μm analyzed, were fabricated with EBL wiring.

<table>
<thead>
<tr>
<th>share of junctions with $R_{wir}/R_{\infty} &gt; 10$</th>
<th>share of junctions with $R_{wir}/R_{\infty} &gt; 15$</th>
<th>variation of junction area $&lt; 0.6 \mu m^2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>84 %</td>
<td>38 %</td>
<td>7 %</td>
</tr>
<tr>
<td>80 junctions measured</td>
<td>20 junctions measured</td>
<td></td>
</tr>
</tbody>
</table>

Table 2 Junction process yield of one chip (all junctions measured have EBL wiring, $J_c = 13$ kA/cm²)

The precision of area definition was calculated from the junction normal resistance variance, as it is not easy to measure such small area deviations in an optical microscope. The junction area variations are below 10 %.
CONCLUSION

It has been shown that a CMP process step in combination with EBL defined SIS junctions on thin fused quartz substrates for use in radioastronomical heterodyne waveguide mixers is feasible with off-the-shelf equipment. The approach of using an existing lapping machine with a simple polishing head and the “piggyback” mounting of fused quartz substrates on 2” Si wafers delivers very promising first results. We are convinced that further evaluation of the process and more detailed investigation of all input variables will improve the global planarization results.

With $R_{\text{sub}}/R_N$ ratios well above 10 our new fabrication process delivers Nb/AlO$_x$/Nb junctions with the same quality as with the present standard self-aligned liftoff junction fabrication, with highly reproducible junction areas as small as 0.2 $\mu$m$^2$.

EBL definition of the wiring layer does not noticeably deteriorate junction quality and will lead to an increased precision in alignment and definition of the integrated tuning circuits.

ACKNOWLEDGMENT

KOSMA Superconducting Devices and Mixer developments are supported by the Deutsche Forschungsgemeinschaft (DFG), grant SFB 301 and by the BMBF Verbundforschung Astronomie, grant 053KU3348.

We are grateful for Stephan Wulffs' assistance in all fabrication issues.

REFERENCES


[12] RODEL CORP., Newark, Delaware: DF200 Films, IC-1000 polishing pads, ILD-1200 polishing slurry